Peripheral Bus Technologies Small Embedded Systems

Dr Alun Moon

Computer Science

29th January 2018

э

(日) (四) (日) (日) (日)

There are a number of bus systems that can be used to connect peripherals to CPUs

of interest are: I²C – Inter Integrated Circuit SPI – Serial Peripheral Interface

・ 何 ト ・ ヨ ト ・ ヨ ト

CAN Controller Area Network

- Developed as a system for automation in cars
- Networks Electronic Control Units, cars may have upto 80
- Used in industrial automation contexts
- multiple masters multiple slave
- any unit can initiate communications
- bus contention resolved using bitwise arbitration

```
Max nodes 128
Max bitrate 1000 kbit s<sup>-1</sup> over 40 m
Max length 1000m at 40kkbit/s
```

- Designed for connecting low speed peripherals
- On PCB or between PCB
- SMBus is a subset
 - Fans, batteries, temperature, lib switches
- multiple master, multiple slave
- bitwise arbitration

Max nodes 127 or 1023 Max bitrate 3400 kbit s⁻¹ Max length 7.6 m

э

SPI Serial Peripheral Interface

- Single master, multiple slave
- Full Duplex
 - simultaneous two way comminications
- high speed data
- less PCB than parallel bus
- uses
 - MMC and SD cards
 - JTAG

э

・ 何 ト ・ ヨ ト ・ ヨ ト

Part I

Bitwise Arbitration

2

< □ > < □ > < □ > < □ > < □ >

- CAN and I²C
 - allow multiple masters
 - have request-responce interaction with slave devices
 - ACK messages
- problem of bus contention
 - two deices transmit simultaneously
- Need for high performance with low overhead
- Carrier sense multiple access / bitwise arbitration (CSMA/BA) scheme used

Carrier sense bitwise arbitration

- Buses use serial communications
- Exploit electrical characteristics of bus and driving electronics

Bus behaviour

- logical and of signals
 - 0 dominant bit
 - 1 recessive bit
- monitor bus:
 - if writing a 1 and reading 0
 - bus lost to other device
- first field is address
- acts as defacto priority
- low addresses have high priority

E 6 4 E 6

Mechanism



- Nodes write identical header
- Node 2 drops out first
- Node 1 drops out second
- In Node 3 continues uninterrupted

э

A (10) < A (10) < A (10) </p>



Designing Embedded Hardware O'Reilly

2

イロト イヨト イヨト イヨト

Part II I²C Inter Integrated Circuit

3

イロト イヨト イヨト イヨト

I²C Inter Integrated Circuit

- On PCB or between PCB
- SMBus is a subset
 - Fans, batteries, temperature, lib switches
- multiple master, multiple slave
- bitwise arbitration

Max nodes 127 or 1023 Max bitrate 3400 kbit/s Max length 7.6 m

4 E b

э

- developed for connecting devices on a pcb
- 2 wire bus, clock and data
- bitwise arbitration using a mechanism similar to CAN
- 7 bit field for addressing devices





UM10204 I2C-bus specification and user manual Rev. 5, 9 October 2012 http://www.nxp.com/documents/user_manual/UM10204.pdf

http://www.i2c-bus.org/

👂 I2C – From Wikipedia

http://en.wikipedia.org/wiki/I2C

Part III

SPI Serial Peripheral Interface

3

イロト イヨト イヨト イヨト

SPI Serial Peripheral Interface

- Single master, multiple slave
- Full Duplex
 - simultaneous two way communications
- high speed data
- less PCB than parallel bus
- uses
 - MMC and SD cards
 - JTAG

э

- ∢ ⊒ →

< 1 k



- no adressing
- devices can be daisy chained
 - multiple devices share SCLK, MOSI and MISO
- device selected using dedicates SS line
- devices can respond to value set (command)





3

イロト イポト イヨト イヨト

Overview and Use of the PICmicro Serial Peripheral Interface http://ww1.microchip.com/downloads/en/DeviceDoc/spi.pdf

SPI – From Wikipedia

http:

//en.wikipedia.org/wiki/Serial_Peripheral_Interface_Bus

(日) (四) (日) (日) (日)